




Fig.3.










Fig.6.(Cont.) From Fig.6. -Binary representation = 001000 ———— -Stage 8 **S11** Expand DEdge Xs X = 0M1? Stage 16-Binary representation = 010000— -Stage 16 VHDL = DBmain + assertions Write out VHDL TB Tracing = none Write control file Model in WORK cellname_pack ·S12 Analyse VHDL TB VSS = VHDL -S13 OW + ? REAL = VSSSimulate VHDL WIFhdl = OW + ? REALCheck Assertions Stop if errors/known assertions -S14 Expand Outpt Zs Z = Zlow, ZhighS15 Binary representation = 100000-Stage 32--Stage 32 Write out ELDO file -S16 Simulate ELDO CHI = ELDO Convert Results WIFeldo = CHI `S17 Read WIF DBslave = WIF data S18 Verify ELDO DBmain =?= DBslave Results for o/p using ELDO verifier S19 End ·S20